Abstract. The class of polynomials computable by polynomial size log-depth arithmetic circuits (VNC 1 ) is known to be computable by constant width polynomial degree circuits (VsSC 0 ), but whether the converse containment holds is an open problem. As a partial answer to this question, we give a construction which shows that syntactically multilinear circuits of constant width and polynomial degree can be depth-reduced, which in our notation shows that sm-VsSC 0 ⊆ sm-VNC 1 .
Introduction
The class NC 1 is defined to be the class of Boolean functions computed by logarithmic depth polynomial size circuits. It has several equivalent characterizations: It coincides with the classes of functions computed by polynomial size bounded width branching programs (BWBP), by polynomial size formulas (F), and by bounded width circuits of polynomial size (SC 0 ). Thus, NC 1 = BWBP = F = SC 0 . Its subclass AC 0 , consisting of Boolean functions computed by polynomial size constant depth unbounded fan-in circuits, has also been characterized via restricted branching programs (see Allender et al. (1999) ). See Figure 1.1. However, the counting and arithmetic versions of those classes which are equivalent to NC 1 seem to represent different classes of functions. In Caussinus et al. (1998) , it was shown that if inputs take the values from {0, 1}, then the class of functions represented as the total weights of paths in a constant width branching program with edge weights from {x 1 , . . . , x n , −1, 0, 1} coincides with the class of functions computable by polynomial size and log-depth arithmetic circuits over {+, ×, −1, 0, 1, x 1 , . . . , x n }, i.e., GapBWBP = GapNC 1 . In Limaye et al. (2010) , this study was extended to bounded width circuits of small (polynomial) degree and size, i.e., sSC 0 , showing that GapNC 1 ⊆ GapsSC 0 , but it is not known whether this containment is strict or not.
In the Boolean world, bounded and polylog width polynomial size circuits accept the language class SC, corresponding to languages accepted in simultaneous polynomial time and polylog space by a sequential machine (see Cook 1979; Johnson 1990) . Similarly, polylog depth, polynomial size circuits (NC) correspond to languages accepted in parallel polylog time using polynomially many cc 22 (2013) Syntactically multilinear arithmetic circuits 519 processors (see Johnson (1990); Vollmer (1999) ). Translations between small width and small depth thus reveal connections between efficient small-space algorithms and efficient parallel algorithms. Similar connections hold in arithmetic settings as well.
The question GapsSC

?
⊆ GapNC 1 can be seen as a depth reduction problem for bounded width arithmetic circuits. In the algebraic model introduced by Valiant (see Bürgisser (2000) ; Valiant (1982) ), where arbitrary constants from the underlying ring or field are allowed, the analogous question is to ask: Is the class of constant width polynomial size arithmetic circuits of polynomial syntactic degree (VsSC 0 ) contained in the class of polynomial size arithmetic formulas? In other words, is VsSC 0 ⊆ VNC 1 ? An ideal result would be a bounded width version of the depth reduction given in Valiant et al. (1983) , where a circuit with size s degree d is depth-reduced to one of depth log d, OR is depth-reduced to a circuit of depth log d, with + gates having fan-in s (× gates have fan-in 2). In a bounded width version, we would need the resulting circuit to have the + fan-in bounded by a function of the width of the original circuit. But it is not clear how this can be achieved. So, one of the natural ways to proceed is to look for restrictions on the circuits where this can be achieved. The main focus of this paper is the restriction of syntactic multilinearity on the arithmetic circuits and branching programs. We show that the classes VsSC 0 , VNC 1 and VBWBP behave very differently in the syntactically multilinear world. The latter class corresponds to polynomial size algebraic branching programs of constant bounded width (see Section 2). A multilinear arithmetic circuit is the one where every gate computes a multilinear polynomial. Syntactic multilinearity (sm for short) is a further restriction on the syntactic structure of a multilinear arithmetic circuit. In a syntactically multilinear circuit, every multiplication gate operates on disjoint sets of variables. (A formal definition is given in Section 2.) Clearly, this implies multilinearity, although the converse is not necessarily true. However, in the case of formulas, it is easy to see that every multilinear formula has an equivalent syntactically multilinear formula of the same size (Proposition 2.1 in Raz (2009) ). So, multilinear and syntactically multilinear formulas coincide. By this, and exploiting the c c 22 (2013) structure provided by syntactic multilinearity, Raz (2009) proved super-polynomial lower bounds for multilinear arithmetic formula computing the permanent or determinant. Later in Raz (2006) , it was shown that the multilinear versions of the classes VNC 1 and VNC 2 are different. In Raz & Yehudayoff (2008) , the depth reduction technique of Valiant et al. (1983) was shown to preserve the property of syntactic multilinearity. In Raz et al. (2008) , an explicit polynomial is shown to require a size of Ω(n 4/3 / log 2 n) for any syntactic multilinear arithmetic circuit computing it. Motivated by this recent progress, we explore the question VsSC
⊆ VNC 1 through the lens of syntactic multilinearity. Firstly, we give a depth reduction for constant width syntactically multilinear arithmetic circuits. We show that a polynomial computed by a syntactically multilinear circuit of constant width and polynomial size can also be computed by a syntactically multilinear formula of logarithmic depth and polynomial size (Theorem 3.1 and Corollary 3.2). Thus, if restricted to be syntactically multilinear, then the class VNC 1 is at least as powerful as VsSC 0 . Note that even in the syntactically multilinear world, we can unwind circuits into formulas, and so, log depth formulas are equivalent to log depth circuits or VNC 1 . Using our abbreviated notation, this shows that sm-VsSC 0 ⊆ sm-VNC 1 . Ironically, however, the known converse containment VNC 1 ⊆ VsSC 0 does not seem to translate into the syntactically multilinear world. This is mainly because the only known translation (due to Ben-Or & Cleve (1992) ) from a log-depth formula into a constant width branching program (and hence an sSC 0 circuit) does not preserve syntactic multilinearity.
By the above result, we have that sm-VBWBP ⊆ sm-VsSC 0 ⊆ sm-VNC 1 . Exploring these classes further, we obtain a somewhat surprising result. Namely, we show that syntactically multilinear algebraic branching programs of constant width and polynomial size are as powerful as syntactically multilinear circuits of constant width and polynomial size (Theorem 4.1), i.e., sm-VsSC 0 ⊆ sm-VBWBP. Thus, the restriction of syntactic multilinearity pulls VsSC 0 down to VBWBP. In order to establish this, we use the equivalence of skew circuits and branching programs, and the cc 22 (2013) Syntactically multilinear arithmetic circuits 521 notions of a weakly skew circuit (first studied by Toda (1992) ) and a multiplicatively disjoint circuit (introduced by Malod & Portier (2008) ).
The two results described above give a reversal in the relationships between the three classes VBWBP, VNC 1 and VsSC 0 : In the general world, VsSC 0 is the strongest class and the other two are equal and contained in VsSC 0 , i.e. VBWBP = VNC 1 ⊆ VsSC 0 . In the syntactically multilinear world, sm-VNC 1 turns out to be the strongest class, whereas the other two are equal and contained in it, i.e. sm-VBWBP = sm-VsSC 0 ⊆ sm-VNC 1 . This indicates that standard simulations may fail in the syntactically multilinear world and need to be examined afresh. We do this next, showing that the classic depth reduction of Brent (1973) works in this setting (Theorem 5.1), as also the divide-and-conquer technique of Savitch converting branching programs to circuits (Lemma 5.2), and the folklore staggering (see Istrail & Zivkovic (1994) ) of a small-depth to a small-width circuit (Lemma 5.3). A more recent characterization of arithmetic AC 0 via restricted planar branching programs, Allender et al. (1999) , also carries through (Corollary 5.7). In fact, examining this more closely, we obtain a characterization of Boolean NC 1 as well as VNC 1 via polynomial size branching programs of log width or unbounded width, with the same restricted planarity condition (Corollary 5.8) .
Another context in which we study the effect of syntactic multilinearity is the complexity of coefficient functions, first studied in a systematic way in Malod (2007) . In general, these functions can be quite hard to compute. However, for most syntactically multilinear classes, we show that the coefficient functions are also computable within the same class. Further, exponential sums are also computable within the respective classes. (Theorems 6.5, 6.7)
The rest of the paper is organized as follows: In Section 2, we give formal definitions of syntactically multilinear circuits. Section 3 contains a depth reduction for syntactically multilinear constant width circuits. In Section 4, we give a width-preserving simulation of constant width syntactically multilinear circuits by syntactically multilinear algebraic branching programs. In Section 5, we discuss the relationships between syntactically multilinear cc 22 (2013) Syntactically multilinear arithmetic circuits 523
The syntactic degree of a gate is an upper bound on the degree of the polynomial computed by that gate.
A formula is a circuit where the out-degree of every gate is bounded by 1. A skew arithmetic circuit is a circuit in which for every gate f = g × h, either g ∈ K ∪ X or h ∈ K ∪ X, or both.
An algebraic branching program (ABP) over a ring K is a layered directed acyclic graph G with two designated nodes s (of zero indegree) and t (of zero out-degree), in which the edges are labeled from K ∪ X, where X = {x 1 , . . . , x n }. For any s-t path P in G, weight(P ) is defined to be the product of the labels of edges that appear in P . The polynomial f G computed by G is defined as P weight(P ), where P ranges over all s-t paths in G. The size of an ABP is the number of nodes in it. Width is the maximum number of nodes at any layer. Length of an ABP is the total number of layers in it. In this paper, we assume (without loss of generality) that the in-and out-degrees of every node in the ABP are bounded by a constant.
As in the case of Boolean and counting circuits, a skew arithmetic circuit can be transformed into an algebraic branching program and vice versa. See Vinay (1996) for conversions in the Boolean world; the same carry over in the arithmetic world as well. See also Nisan (1991) . In fact, this transformation increases the width and size by only a constant factor. (The conversion in Nisan (1991) has quadratic blow-up in size because there edges are labeled by linear forms.) A series-parallel construction due to
Valiant transforms formulas of size s and depth d into ABPs of width O(d) and length O(s).
We now give formal definitions of the Gap classes discussed in the introduction: Definition 2.1.
There exists a family (C n ) n≥0 of polynomial size arithmetic formulas with labels from {−1, 0, 1}
There exists a family (C n ) n≥0 of constant width arithmetic circuits of polynomial size and polynomial syntactic degree with labels from {−1, 0, 1} such that
There exists a family (B n ) n≥0 of polynomial size algebraic branching programs with la-
The following proposition collects known relationships among the Gap complexity classes: Proposition 2.2. (Caussinus et al. (1998) ; Limaye et al. (2010) 
G-graphs are graphs that have planar embeddings where vertices are embedded on a rectangular grid, and all edges are between adjacent columns from left to right. In these graphs, the node s is fixed as the leftmost bottom node and t is the rightmost top node. In Allender et al. (1999) , a restriction of G-graphs is considered where the width of the grid is a constant, and only certain kinds of connections are allowed between any two layers. Namely, for width 2k + 2, the connecting pattern at any layer is represented by one of the graphs G k,i (see Figure 2 .1) for 0 ≤ i ≤ 2k + 2. An rGP (short for restricted grid branching program) is an algebraic branching program where the underlying graph is a restricted G-graph of the aforementioned form.
A family of circuits (C n ) n≥0 is said to be C-uniform if there is an algorithm that uses resources within the complexity class C and on input 1 n computes a suitably encoded description of the nth circuit C n . For the classes considered in this paper, an appropriate notion of uniformity is obtained by letting C be the class AC 0 . However, in the algebraic settings, nonuniform constructions are the norm, so we present our results in a nonuniform framework. Uniform versions are relevant when talking about the counting classes (Gap classes). The interested reader is referred to Barrington et al. (1990 ), Vollmer (1999 for more details concerning uniformity.
Valiant's classes.
In Valiant's model, a complexity class is a set of families of polynomials f = (f n ) n≥0 , where f n ∈ K[X 1 , . . . X n ]. In this paper, the prefix V denotes an algebraic class in this model. We now define the different complexity classes that are studied in this model. The classes VP, VNP, VP e were defined by Valiant (see, for instance, Bürgisser (2000) ; Malod & Portier (2008) ). We define the other classes in a fashion analogous to VP, by placing resource bounds on the circuits computing the polynomials. In general, for a class C of arithmetic circuits or branching programs, we use the nomenclature VC to denote the class of families of polynomials f = (f n ) n≥0 , where f n has degree polynomial in n, and f can be computed by a circuit family in C.
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f n can be computed by a polynomial size arithmetic circuit, and deg(f n ) ≤ poly(n).
f ∈ VP; and f n can be computed by a polynomial size arithmetic formula.
f ∈ VP; and f n can be computed by a polynomial size skew arithmetic circuit.
f ∈ VP; and f n can be computed by a polynomial size algebraic branching program.
f n can be computed by a polynomial size algebraic branching program of width O(w).
log width branching programs.
bounded width branching programs.
f ∈ VP; and f n can be computed by polynomial size O(log i n) depth arithmetic circuits of constant fanin.
f ∈ VP; and f n can be computed by polynomial size and constant depth arithmetic circuits with unbounded fan-in gates.
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f ∈ VP; and f n can be computed by polynomial size O(log i n) depth arithmetic circuits with constant fan-in for × gates and unbounded fan-in for + gates.
f ∈ VP; and f n can be computed by a polynomial size arithmetic formula of O(log n) width.
f ∈ VP; and f n can be computed by polynomial size restricted grid algebraic branching program.
f ∈ VP; and f n can be computed by polynomial size restricted grid algebraic branching program of constant width.
f n can be computed by an arithmetic circuit of polynomial size and polynomial syntactic degree, and width O(log i n).
f ∈ VP; and f n can be computed by a polynomial size circuit of width O(log i n). Figure 2 .2 shows the known relationships between some of the classes defined above. The equivalence between VBWBP and VNC 1 follows from the result of Ben-Or & Cleve (1992) and that between VNC 1 and VP e from Brent (1973) . The other containments follow from the definitions. 2.3. Syntactically multilinear circuits. The notion of multilinear circuits was formally introduced by Nisan & Wigderson (1997) . We follow the notations from Raz (2009) . We call a polynomial p multilinear; if for any monomial of p, the individual degree of every variable is bounded by one. Let C be an arithmetic circuit over the ring K, and let X = {x 1 , . . . , x n } be its input variables. For a gate g in C, let p g ∈ K[X] be the polynomial computed at g. Let X g ⊆ X denote the set of variables that occur in the sub-circuit rooted at g. C is called multilinear if for every gate g ∈ C, p g is a multilinear polynomial. C is said to be syntactically multilinear if for every multiplication gate
⎫ ⎬ ⎭
Clearly, a syntactically multilinear circuit is also multilinear, though the converse is not necessarily true.
In the case of formulas, the notions of multilinearity and syntactic multilinearity are (nonuniformly) equivalent (Proposition 2.1 in Raz (2009) ).
In the case of algebraic branching programs, the notion of syntactic multilinearity coincides with the read-once property, where no variable appears more than once on any path. (See Borodin et al. (1993) for more about Boolean read-once branching programs). Namely, we say that an algebraic branching program P is multilinear if for every node v in P , the polynomial p v (sum of weights of all s-to-v paths) is multilinear. Furthermore, P is defined to be syntactically multilinear if in every path of the program (not just s-to-t paths), no variable appears more than once; i.e., the algebraic branching program is syntactic read-once.
For any algebraic complexity class VC, we denote by m-VC and sm-VC, respectively, the functions computed by multilinear and syntactically multilinear versions of VC. Raz & Yehudayoff (2008) show that the depth reduction of Valiant et al. (1983) preserves syntactic multilinearity. From the fact that a syntactically multilinear circuit has degree O(n), and observing that the construction actually yields a semi-unbounded circuit, we conclude 
Depth reduction in small-width sm-circuits
This entire section is devoted to a proof of Theorem 3.1 below, which says that a circuit width bound can be translated to a circuit depth bound, provided the given small-width circuit is syntactically multilinear. 
An immediate corollary is
It can also be seen that if we apply Theorem 3.1 to a syntactically multilinear arithmetic circuit of poly-logarithmic width and quasipolynomial size and degree, then we get a poly-logarithmic depth circuit of quasi-polynomial size. Thus,
sm-Size, Width, Deg(2 poly(log) , poly(log), 2 poly(log) ) ⊆ sm-Size, Width, Depth(2 poly(log) , poly, poly(log)), We first give a brief outline of the technique used. We actually show something stronger: Not only can we compute the polynomials corresponding to gates at the output level, but also, if we express these polynomials as polynomials exclusively in the variables at the lowest level, then we can compute all coefficients of the new polynomials in small depth. (Note that the coefficients are not necessarily ring elements but are themselves polynomials in the 530 Jansen et al. c c 22 (2013) remaining variables. So, when we say we compute the coefficients, we are still computing polynomials and not ring elements.)
To show this stronger claim, we cut the circuit C at depth 2 , to obtain circuits A (the upper part) and B (the lower part). Let M = {g 1 , . . . , g w } be the gates of C at level 2 . A is obtained from C by replacing the gates in M by a set
. Since A and B are circuits of depth bounded by 2 , we use induction on each of them. Now, we need additional circuitry to patch together the coefficients so computed and obtain the coefficients corresponding to C. See Figure 3 .1.
For this approach to work, we need to eliminate constants, since they may violate syntactic multilinearity if replaced by variables at the slice layer. We say that a gate g syntactically computes a constant if each input gate that is a descendant of g is labeled by a constant. Without loss of generality, we can assume that in the circuit C, no gate syntactically computes a constant. If there is such a gate, simply replace it by an input gate with the computed constant. This is a nonuniform step. Alternatively, to cc 22 (2013) Syntactically multilinear arithmetic circuits 531 preserve uniformity, identify the gates that syntactically compute constants, label all outgoing wires of these gates by new variables from a set Y , and proceed with this new circuit. It is easy to see that the new circuit is syntactically multilinear in X ∪ Y .
To simplify the following construction, we explicitly relabel each input gate labeled by a constant with a new variable from a set Y .
We now show, in Lemma 3.4, how to achieve depth reduction for syntactically multilinear bounded width circuits that have no constants. This completes the proof of Theorem 3.1 as well; all we need to do is to explicitly plug in the constants corresponding to the variables in Y .
Lemma 3.4. Let C be a width w, depth and syntactically multilinear arithmetic circuit with leaves labeled from X ∪ Y (no constants). Then, there is an equivalent syntactically multilinear arithmetic formula C of size O(2
w 2 25w 2 ) and depth O(w 2 log ) which computes the same polynomial as C .
To establish lemma 3.4, we use the intuitive idea sketched earlier; slice the circuit horizontally, introduce dummy variables along the slice, and proceed inductively on each part. Now, the top part has three types of variables: circuit inputs X, variables representing constants Y and variables along the slice Z. The variables Z appear only at the lowest level of this circuit for the top part, which is syntactically multilinear in Z as well.
To complete an inductive proof for Lemma 3.4, we need to show depth reduction for such circuits. We use Lemma 3.5 below, which tells us that viewing each gate as computing a polynomial in Z, with coefficients from K = K[X, Y ], there are small-depth circuits representing each of the coefficients. We then combine these circuits to compute the polynomial from the original circuit.
More formally, let D be a width w, depth , syntactically multilinear circuit, with all leaves labeled from X ∪Y ∪Z (no constants), where variables from Z = {z 1 , . . . z w } appear only at the lowest level of the circuit. 
Proof. We proceed by induction on the depth of the circuit.
Basis: = 1. The different possibilities are as follows. Here, a can take any value in 
To simplify the exposition, we first describe how to obtain a depth-reduced circuit and then describe how to make the new circuit syntactically multilinear. 
Using this expression for p f i in the formulation for p h i , we have
Hence, we can extract coefficients of p h i as follows. For any
If S has t elements, then the monomial m T is built up in t disjoint parts (not necessarily nonempty), where the kth part is contributed by the kth polynomial p g in the above expression. So, the coefficient of m T is the product of the corresponding coefficients. Hence, 
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• •
which violates syntactic multilinearity. There are two cases: Note that in the above process, we need to unwind the resulting circuit into a formula. By equation 3.6, we need to make at most 2
. Hence, the size of the resulting formula will blow up by a factor of 2w2 w 2 w 2 ≤ 2 2w 2 at every induction step.
Let s( , w) and d( , w) denote the size and depth of the new circuit D p h ,T . Then, from the construction above, we have the recurrences 
Making a circuit skew
The purpose of this section is to give a direct simulation of width bounded syntactically multilinear circuits by syntactically multilinear ABPs, yielding the following theorem.
Theorem 4.1. sm-VsSC 0 ⊆ sm-VBWBP.
As sm-VBWBP ⊆ sm-VsSC 0 is trivially true, this, along with Corollary 3.2 from the previous section, gives the following relations: To establish Theorem 4.1, we proceed as follows. If we use the standard series-parallel construction on a circuit which is not a formula, the size of the resulting ABP can blow up exponentially in the depth of the original circuit (irrespective of its width). But in the case of a syntactically multilinear circuit, one can assume by Proposition 4.3 that the circuit is multiplicatively disjoint (we will define this soon). Along with this, if we have a width bound of w, then for every multiplication gate, one of its sub-circuits is of width at most w − 1. We exploit this fact to give, in Theorem 4.8, a simulation of constant width syntactically The rest of this section is organized as follows: Section 4.1 introduces the notion of multiplicatively disjoint circuits and weakly skew circuits. In Section 4.2, we give a width-efficient simulation of weakly skew circuits by ABPs. Section 4.3 gives width-efficient simulation of multiplicatively disjoint circuits by ABPs, which preserves syntactic multilinearity.
Multiplicatively disjointness and weak skewness.
Multiplicatively disjoint circuits. Let C be an arithmetic circuit. C is said to be multiplicatively disjoint (MD for short) if every multiplication gate in C operates on disjoint sub-circuits; i.e., if f = g × h is a gate in C, then the sub-circuits rooted at g and h do not share any node (except the input nodes) between them (see Malod & Portier (2008) ). We denote the multiplicatively disjoint restriction of a class by the prefix md-; e.g. , md-VSC i denotes the class of family of polynomials computed by polynomial size multiplicatively disjoint arithmetic circuits of width O(log i n). It is not hard to see that syntactic degree of a multiplicatively disjoint circuit is bounded by its size; hence, we have md-VsSC i = md-VSC i . An arithmetic circuit that computes polynomials of polynomial degree can be converted into an equivalent MD-circuit without significant blow up in size Malod & Portier (2008) . Thus, the three restrictions of MD, small syntactic degree and small degree of the output polynomial all coincide at polynomial size and hence are equal to the class VP. However, when the width of the circuit is bounded by poly(log), all these restrictions are seemingly different, with MD circuits being the weakest among them, i.e., md-VsSC
A multiplicatively disjoint circuit need not be syntactic multilinear. On the other hand, a syntactically multilinear circuit is 538 Jansen et al. c c 22 (2013) already almost multiplicatively disjoint. At any × gate f = g × h, no variable can appear under both g and h, and so, the sub-circuits under g and h can only share constants. As long as the constants are inputs, this does not violate multiplicative disjointness. If a shared constant appears internally, then some gate must be syntactically computing the constant. However, this is redundant in a nonuniform setting. Consider any syntactically multilinear circuit C. Replace all the gates in C that syntactically compute constants (that is, they are reachable only from leaves labeled by values from K) by the values they represent, to obtain a circuit C . Now, it is easy to see that C is multiplicatively disjoint and syntactically multilinear and computes the same polynomial. Thus, we can assume without loss of generality that a syntactically multilinear circuit is also multiplicatively disjoint. In particular, we have
Also, note that if the circuit C is multilinear but not syntactically multilinear, then C need not be multiplicatively disjoint.
Weakly skew circuits. An arithmetic circuit C is said to be weakly skew if for every multiplication gate f = g × h in C, either the edge (g, f ) or the edge (h, f ) is a bridge 1 in the underlying graph. By definition, weakly skew arithmetic circuits are also multiplicatively disjoint. We denote this restriction on a class by the prefix weaklyskew-. Toda (1992) has shown 2 that weakly skew circuits have equivalent skew circuits, i.e. weaklyskew-VP = VBP. Jansen (2008) extended this result and showed that weakly skew circuits are equivalent to skew circuits in the syntactically multilinear world too, i.e. sm-weaklyskew-VP = sm-VBP. However, the simulation in Jansen (2008) is not width-efficient. In the next section, we present a width-efficient version of the simulation in Jansen (2008) .
Syntactically multilinear arithmetic circuits 539 4.2. Weakly skew to skew. In this section, we give a simulation of weakly skew syntactically multilinear constant width arithmetic circuits by syntactically multilinear ABPs of constant width. (Recall, from Section 2, that ABPs are equivalent to skew circuits.) This construction serves as a simpler case of the simulation given in the next section. We include it here since we achieve a slightly better size bound, which allows us to translate the result to higher width (see Corollary 4.7).
We briefly outline the overall idea: Essentially, we do the seriesparallel construction. Let C be the given weakly skew circuit of width w. All the + gates in C are left untouched. For a multiplication gate f = g × h, let C h , the sub-circuit rooted at h, be not connected to the rest of the circuit. If width(C h ) ≤ w − 1, then we are in good shape, since by placing the ABP [h] (available by induction on the structure of C) in series with (and after) [g] (again available by induction), we can obtain a width bound of O(w 2 ). If width(C h ) = w, then we have width(C g ) ≤ w − 1. In this case, we make a copy of [g] Proof. Let k be a bound on maximum fan-in and fan-out of C. First, we can reduce the fan-in to two by staggering the circuit and keeping copies of the gates as and when needed. This blows up the width to 2w and size to wks. Now, in a similar manner, we can ensure that the fan-out of a gate is bounded by two and the size blow up will now be w 2 k 2 s and width will be 4w. To ensure the second condition, we need to push the gates (using staggering and dummy + gates) up by at most 4w levels, thus making the total width 8w and size 2w 2 k 2 s. Since k ≤ w + n and w ≤ s, we have size bounded by poly(s, n).
We need some more definitions and notations. The following lemma now gives Theorem 4.4. Proof. We proceed by induction on s + w. If s = 2, the lemma holds trivially. If w = 2, then C is a skew circuit and can be seen as an ABP of width 3 (We also need to add a mainline; hence, width is 3).
Let s > 2 and w > 2 be given, and assume that C has at least 2 layers. By the induction hypothesis, the lemma holds for all circuits of size s and w , where either s < s and w ≤ w or s ≤ s and w < w.
Without loss of generality, assume that f 1 is a × gate and f 2 , . . . , f w are + gates. Let C be the circuit obtained by removing the output gates of C. Let g 1 , . . . , g w be the output gates of C . Assume that (without loss of generality) f 1 = g 1 × g 2 and also that the edge (g 1 , f 1 ) is a bridge in the circuit. We define the sub-circuits D and E of C as follows: D is obtained from C by deleting the sub-circuit rooted at g 1 and E is the sub-circuit rooted at g 1 . See Syntactically multilinear arithmetic circuits 543
Hence, Size and width analysis: By induction hypothesis,
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Further,
Since the size of a layered ABP is length × width, we have the required size bound. If C was syntactically multilinear to start with, then it is easy to see that so is [C] .
This completes the proof of Theorem 4.4.
By the parameters in the Lemma 4.6, it is not hard to see that if we start with a syntactically multilinear weakly skew circuit of width O(log n), we get a syntactically multilinear ABP of width O(log 2 n), i.e., Corollary 4.7. weaklyskew-sm-VsSC 1 ⊆ sm-VBP[width = log 2 n].
Multiplicatively disjoint to skew.
We extend the simulation in Lemma 4.6 and hence Theorem 4.4, to multiplicatively disjoint circuits. Proof. We proceed by induction on s + w. If s = 2, the lemma holds trivially. If w = 2, C is a weakly skew circuit and hence can be seen as a BP of width 5.
Let s > 2 and w > 2 be given and assume that C has at least 2 layers. Suppose, by induction hypothesis, that the lemma holds for all circuits of size s and w , where either s < s and w ≤ w or s ≤ s and w < w.
Let C be the sub-circuit obtained by deleting f 1 , . . . , f w . Let g 1 , . . . , g w be the output gates of C . Without loss of generality, let f 1 = g 1 × g 2 be the only multiplication gate at the output layer of C. Let D denote the sub-circuit rooted at g 1 and E be the subcircuit rooted at g 2 . Since C is multiplicatively disjoint, we have either width(D) ≤ w − 1 or width(E) ≤ w − 1. Without loss of generality, assume that width(D) ≤ w − 1 (Figure 4.3) . Analysis: As s = s − w and w ≤ w, using the induction hypothesis, we have
Furthermore, as s D ≤ s − w and w D ≤ w − 1, we have
Now, by the construction,
Also,
for w > 2 and w < s. Thus, size([C]) = (w 2 + 1)s w . It is easy to see that this construction preserves the syntactic multilinearity property. Note that Lemma 4.9 works for all multiplicatively disjoint circuits. Consequently, the class md-VSC 0 becomes the "largest" fragment of VsSC 0 known to us that is still equivalent to VNC 1 = VBWBP. Recall that md-VsSC 0 = md-VSC 0 . We summarize the situation as follows: 
An overview of syntactically multilinear classes
Now, we turn our attention to the overall picture of the algebraic classes around VNC 1 in the syntactically multilinear world. In other words, we attempt to redraw the Figure 2 .2 when all the classes are restricted to be syntactically multilinear. We consider and compare the classes sm-VP e , sm-VNC 1 , sm-VsSC 0 , sm-VBWBP, and sm-VrGP.
A classical result from Brent (1973) shows that for every arithmetic formula F of size s, there is an equivalent arithmetic formula F which has depth O(log s) and size poly(s). A careful observation of this proof shows that if we start with a syntactically multilinear formula F , then the depth-reduced formula F is also syntactically multilinear.
Theorem 5.1. Every syntactically multilinear formula with n leaves has an equivalent syntactically multilinear circuit of depth O(log n) and size O(n). In particular, sm-VP e ⊆ sm-VNC 1 .
Proof. By simultaneous induction on the number of leaves in the formula, we can prove the following statements. This is exactly the construction of Brent (1973) , analyzed carefully for syntactic 548 Jansen et al. c c 22 (2013) multilinearity. For a formula F , let |F | denote the number of leaves in F . We inductively establish the following statements:
(i) If F is a syntactically multilinear formula with n leaves, then there is an equivalent syntactically multilinear circuit F of depth 4 log n and size 2n.
(ii) If x is an input gate in F , then we can express F as F = Ax+ B, where A, B are syntactically multilinear circuits that do not depend on x and are of depth 4 log |A| and 4 log |B| , respectively.
Then, we can unwind the circuit so obtained into a syntactically multilinear formula; due to the depth bound, the resulting formula will still be of polynomial size.
In the base case, there is either a single variable or a constant, and the claim holds trivially.
To proceed by induction, we use the folklore tree separator theorem which says that in any rooted binary tree T , we can find a node u such that the sub-tree T u rooted at u and the sub-tree T \ T u are both of size at most 3/4|T |. Here, the size of a tree is the number of leaf nodes (nodes with degree one) in it.
Let X be a tree separator for F , with children L, R, so that X = L op R. Replace the whole sub-tree under X by a new variable x. By inductive statement (ii), we have F = Ax + B where A, B are as above (i.e., they are both syntactically multilinear and do not depend on X). Also by inductive statement (i), we have syntactically multilinear formulas L , R equivalent to L, R of small depth. Thus, we have F = A × (L op R ) + B. Since A does not depend on any variable below X, F is syntactically multilinear. Also, depth(F ) = max{depth(A) + 2, depth(L ) + 3, depth(R ) + 3, depth(B) + 1} ≤ 4 log n .
To prove the second half of the statement above, let x be any input gate in F . Now, find a tree separator X = L op R such that the sub-tree at one of its children, say L, contains x as a leaf node and is of size < n/2. Then, by inductive statement (ii) applied to L, L = Ax + B, where A, B are independent of x, syntactically multilinear and of small depth. Now, replace the subtree at X by a new variable y. Applying inductive statement (ii),
Syntactically multilinear arithmetic circuits 549 we have F = Cy + D, where C, D are syntactically multilinear small-depth formulas which do not depend on y (i.e., L op R). Applying inductive statement (i) to R, we have an equivalent smalldepth R .
. This is again syntactically multilinear since C does not depend on y, i.e., Ax + B + R.
Here, again, F is syntactically multilinear since C does not depend on A, B, R , and also because A and B do not share any variables with R .
Since we are constructing a circuit and not a formula, we do not need to replicate the circuits for C and R . For details about the size/depth, see the analysis in Brent (1973) .
It is easy to see that the path-preserving simulation of a constant width branching program by a log depth circuit preserves syntactic multilinearity: Proof. Let be the length of P (s = w), and let p s,t denote the weighted sum of the directed paths between nodes s and t. Let v 1 , . . . v w denote the nodes at the level = /2 of P . Then,
Thus, the depth and size of the inductively constructed circuit satisfy the recurrences d( ) = 2 + d( ) and s( ) = (3w)s( ), giving the desired bounds. It is clear that the circuit so constructed is syntactically multilinear; if it were not, the offending × gate would pinpoint a path in P that reads some variable twice.
Note that Lemma 5.2 and Theorem 4.1 together give another proof of Corollary 3.2. c c 22 (2013) It is also straightforward to see that the construction of Istrail & Zivkovic (1994) , staggering a small-depth formula into a smallwidth one, preserves syntactic multilinearity. Thus, Lemma 5.3. Let Φ be any sm-formula with depth d and size s. Then, there is an equivalent syntactically multilinear formula Φ of depth 2s and width d. In particular, sm-VNC 1 ⊆ sm-VLWF.
Proof. For completeness, we give a detailed proof here. The construction is by induction on the structure of the formula Φ. The base case is when Φ is a single variable or a constant, in which case the lemma holds trivially. Suppose the lemma holds for any formula of depth at most d − 1. Consider the root gate f of a formula Φ of depth d.
As the depth of each formula g i is bounded by d − 1, by induction, we have formulas g i of width d − 1 and depth bounded by s i (the size of g i ), computing the same function as g i s. Place the node corresponding to f with two children. At one child, place the formula g 1 ; at the other, place a series of no-op (i.e., ×1 or +0 ) gates till the last level of g 1 . Then, give the last no-op gate two children, place g 2 at one child, and so on. The width of the new formula Φ thus obtained is bounded by max i width(g i ) + 1, and its depth is bounded by i depth(g i ) + 1 ≤ i s i + 1 ≤ s. Note that in this process, for any gate g in Φ, the variables it operates on are not changed in the new formula Φ , that is, the only new gates which are introduced in Φ are the no-op gates which are used for staggering, which only multiply by the constant 1. Thus, if Φ is syntactically multilinear, then so is Φ.
From Lemma 5.3 and Theorem 5.1, we have the following equivalence.
Corollary 5.4. Over any ring K, sm-VP e = sm-VLWF= sm-VNC 1 = sm-Formula-Depth,Size(log, poly).
In Allender et al. (1999) , a characterization for unbounded fanin bounded depth arithmetic circuits in terms of counting the number of paths in a restricted version of bounded width grid graphs cc 22 (2013) Syntactically multilinear arithmetic circuits 551 is presented. We note that the characterization given in Allender et al. (1999) works for unbounded fanin bounded depth arithmetic circuits over arbitrary rings, showing that VBWrGP = VAC 0 . By closely examining the parameters in Allender et al. (1999) , we obtain a characterization for VNC 1 in terms of the restricted version of log width grid branching programs. We also note that these constructions preserve syntactic multilinearity. In the statement and proof below, we use the notion of alternation depth: A circuit C has alternation depth a if on every input-to-root path, the number of maximal segments of gates of the same type is at most a. Also, for an rGP (and in fact any branching program) P , we denote by Var(P ) the set of variables that appear on some s-to-t path in P . For a formula F , Var(F ) denotes the variables appearing anywhere in the formula F ; if h is the root of F , then without loss of generality Var(F ) = X h . Proof. We first use associativity of + and × and convert the input formula to a depth 2d unbounded fan-in formula Φ . We can thus assume without loss of generality that in Φ , all nodes in a particular layer represent the same type of gate and two successive layers have different kind of gates. Also, we can assume that Φ is height balanced, i.e., any root-to-input path in Φ is of length exactly 2d. We further assume that the root is a × gate. If these conditions do not hold, then ensuring them will blow up the size of Φ to at most s 2 and increase the depth by at most 2. (Since Φ has unbounded fan-in gates, its size is measured by the number of wires rather than the number of gates.)
So, now, we assume that s and a = 2d are the number of wires and the alternation depth of a formula Φ already in this normal form. The construction here is exactly the same as in Allender et al. (1999) ; it is included here for completeness in arguing, over more general parameters, that syntactic multilinearity is preserved.
We proceed by induction on the depth of the formula Φ. The base case is when d ≤ 1. If the depth is 0, then Φ is either a variable or a constant in the underlying ring. In this case, the graph is G 0,1 (c) where Φ = c. If d = 1, then Φ is a product of linear factors, and a suitable composition of G 0,1 (c) graphs and G 0,2 represents it.
Suppose that for any (syntactically multilinear) formula F with alternation depth 2d < 2d and number of wires s (in the normal form described above), there is a (syntactically multilinear) restricted grid program P of width 2d and length s 2 + 2s , where P uses variables from Var(F ). Now, let Φ be a normal form formula with alternation depth 2d. Consider the root gate g of Φ . Let g 1 , . . . , g k be the children of g, where g i = t i j=1 g i j . Let s i j and 2d i j = 2d − 2, respectively, denote the number of wires and alternation depth of the sub-formula rooted at g i j . Note that s = k + i (t i + j s i j ). Applying induction on the sub-formula rooted at each g i j , let Q i j denote the resulting restricted grid program for the formula at g i j . Now, place the Q i j s (1 ≤ j ≤ t i ) as in Figure 5 .2 to get the program P i and connect the P i 's as shown in If Φ is syntactically multilinear, then the formulas rooted at g i j are all syntactically multilinear, and for i = i , Var(g i )∩Var(g i ) = ∅. Thus, by the inductive hypothesis, the programs Q i j are syntactically multilinear and only use variables from Var(g i j ), and hence, the programs P i (for each i) only use variables from Var(g i ). Thus, for every i = i , Var(P i ) ∩ Var(P i ) = ∅. Since each path in the final program goes through exactly one Q i j for each i, it follows that P is syntactically read-once.
We now establish the converse to Lemma 5.5. The proof of the converse as in Allender et al. (1999) is uniform and it produces a circuit rather than a formula. If we do not insist on uniformity of the circuit, then we actually get a formula. Thus, it can be shown that functions computed by width 2w + 2 and length restricted grid programs can be computed (nonuniformly) by unbounded fanin formulas of depth 2w + 2 with O( ) wires.
Lemma 5.6. Let P be an arithmetic rGP of length (number of edge layers) and of width 2w + 2 with variables from X ∈ K. Then, there exists an equivalent arithmetic formula Φ over K, with alternation depth at most 2w + 2, size at most 2 , and Var(Φ) = Var(P ). Further, if P is syntactically multilinear, then so is Φ.
Proof. Again, this construction is the same as in Allender et al. (1999) ; it is presented here with the induction unfolded to allow arguing, over more general parameters, that syntactic multilinearity is preserved. It yields an unbounded fan-in circuit of depth d = 2w+2 with 2 wires, which can then be converted to a bounded fan-in circuit of the same size with alternation depth d.
For a program B, let f (B) denote the function computed by B. We proceed by induction on w. The base case is when w = 0, i.e., c c 22 (2013) we have a rGP P of width 2. A contiguous sequence of layers with pattern G 0,1 (c 1 ), G 0,1 (c 2 ), . . . , G 0,1 (c r ) computes c 1 + c 2 + . . . c r . If two such maximal sequences are connected by a layer with G 0,2 , then the corresponding functions are multiplied. Thus, f (P ) can be computed by a depth 2 formula with one × gate as root and a number of + gates as its inputs, where the + gates get input from X ∪ K. The total fan-in of the + gates is bounded by the number of layers which contain the graph G 0,1 (c), for some c. The fan-in of the × gate is one more than the number of layers which have the graph G 0,2 . (The layers having G 0,0 do not contribute to the formula.) Thus, the total number of wires is bounded by +1 ≤ 2 , and depth is 2. If P is syntactically multilinear, no path reads the same variable twice, and so, the inner blocks separated by G 0,2 have disjoint sets of variables. Hence, the top × gate operates on disjoint sets of variables.
Suppose that for any w < w, the claim holds; i.e., for a (syntactically multilinear) rGP P of width 2w + 2 and length , there is an equivalent (syntactically multilinear) formula Φ of depth 2w +2 and size 2 and using only variables from Var(P ). Now, P is the given rGP of width 2w + 2, length . Let P be composed as g 1 , . . . , g . Let i 1 < i 2 < · · · < i m be the (uniquely defined) set of all indices where g i 1 , . . . , g im are the graph G w,2w+2 . Define i 0 = 0, i m+1 = + 1.
For each 0 ≤ j ≤ m, let P j denote the program g i j +1 , . . . , g i j+1 −1 sandwiched between the jth and (j + 1)th incidence of G w,2w+2 .
The nodes s j and t j for each P j are defined accordingly. Let j denote the length of P j ; then, = m + j . Note that these P j s do not have G w,2w+2 at any layer, and f (P ) = j f (P j ).
Consider P j for some j. Let h j 1 , . . . h jr j denote the layers of P j which are the connecting graph G w,2w+1 . Let Q j,k denote the part of the program between h j k and h j k+1 , and Q j,0 denote the part between g i j and h j 1 , and Q j,r j denote the part between h jr and g i j+1 . Let Q j,k denote the graph obtained from Q j,k by removing the topmost and bottom-most lines and the edges connecting them. Then, width(Q j,k ) = width(Q j,k ) − 2 = 2w. Let j,k denote the length of Q j,k ; so, j ≤ r j + r j −1 k=1 j,k . The nodes s j,k and t j,k for Q j,k are defined accordingly. Now, f (P j ) =
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By induction, for each Q j,k , we obtain an equivalent (syntactically multilinear) formula Φ j,k with variables from Var(Q j,k 
If P is syntactically multilinear, then inductively we have Φ j = r j k=1 Φ j,k operating on Var(P j ), and each Φ j,k is syntactically multilinear. Consider the root gate of Φ. If it is not syntactically multilinear, then for some j < j , and for some k, k , Φ j,k and Φ j ,k use the same variable x. Thus, by induction, P j has an s j -to-t j path using x, and P j also has an s j -to-t j path using x. Combining these paths with (1) the s-to-s j path along the bottom line, (2) the t j -to-s j path using g i j +1 and then the bottom line, and (3) the t j -to-t path along the top line gives a path in P that reads x twice, contradicting the read-once property of P .
As an immediate consequence of the above two lemmas, we have the following:
Proof. (i) follows directly from Lemmas 5.5 and 5.6.
, where the first containment follows from Lemma 5.5, the second is obvious, the third follows from Lemma 5.6, and the last equality from Brent (1973) . (iii) is similar to (ii), with the last equality following from Theorem 5.1.
Further, noting that the constructions do not introduce constants other than 0 and 1, we see that they hold in the Boolean setting as well. Therefore, we have the following corollary. We summarize these relationships in Figure 5 .3.
Coefficient functions
Let f be a polynomial over variables X = {x 1 , x 2 , . . . , x n }; we denote this by Var(f ) = X. For a monomial m in variables from X, the partial coefficient function coef(f, m) is defined to be the unique polynomial g such that f can be written as f = mg + h, where h is a polynomial with none of its monomials divisible by m. Malod studies the complexity of computing coefficient functions of polynomials computed by classes of arithmetic circuits Malod (2007) . From an old observation by Hammon, it can be seen that the permanent polynomial equals coef(f, y 1 y 2 . . . y n ), where f can be computed by the depth-3 formula f = i∈[n] j∈ [n] x ij y j . In Malod (2007) , it is shown that the Hamiltonian polynomial can be represented as a coefficient of a polynomial g computed by polynomial size arithmetic circuits. A closer inspection shows that this polynomial g is actually in VBP. Thus, arithmetic circuit classes which are only as powerful as VAC 0 or VBP can generate VNP-complete polynomials as coefficient functions, and hence, the coefficient functions are hard in general. In the case of polynomials computed by syntactically multilinear circuits, we will prove that the situation is markedly different compared to the general case. For a multilinear polynomial f over variables x 1 , x 2 , . . . , x n , we define the coefficient function mcoef(f, ·) as follows: For each a = a 1 a 2 . . . a n ∈ {0, 1} n ,
Given mcoef(f, ·), there is a unique multilinear polynomial g(x, e) in variables from X and E, such that for all a ∈ {0, 1} n , g(x, a) = mcoef(f, a). This polynomial can be obtained from f by interpolation as follows:
With some abuse of notation, we will denote this polynomial g by mcoef(f, e).
Closure property.
A syntactically multilinear complexity class sm-C is said to be closed under taking coefficients, if for any polynomial f ∈ sm-C, the polynomial mcoef(f, e) is also in sm-C. We have the following identities.
For any polynomials f and g, and for all a 1 , . . . , a n ∈ {0, 1}, the partial coefficient of x (1 − e i ), (6.2) 558 Jansen et al. c c 22 (2013) where e f and e g are the projection of e to Var(f ) and Var(g) (i.e., e Proof. Let C be a syntactically multilinear circuit computing the polynomial f . We inductively construct a circuit C on variables X ∪ e = {x 1 , . . . , x n } ∪ {e 1 . . . , e n }, computing mcoef(f, e), as follows:
Base case. If C is a single input gate, C = a where a ∈ X ∪ K, then the coefficient function is given by Equations (6.3) and (6.4).
Induction.
• C = C 1 +C 2 : Let C 1 and C 2 be the circuits obtained from induction for the coefficient functions of the polynomials computed by C 1 and C 2 . Then, from Equation 6.1, C (X, e) = C 1 (X, e) + C 2 (X, e).
• C = C 1 × C 2 : Let C 1 and C 2 be the circuits obtained from induction for the coefficient functions of the polynomials computed by C 1 and C 2 . From syntactic multilinearity of C, we know that Var(C 1 ) ∩ Var(C 2 ) = ∅. Then, from Equation 6.2, we have C (X, e) = C 1 (X, e ) × C 2 (X, e ) × x i / ∈Var(C 1 )∪Var(C 2 )
(1 − e i ), where e = {e i | x i ∈ Var(C 1 )} and e = {e j | x j ∈ Var(C 2 )}.
We first establish that C is syntactically multilinear. The construction for the base case is trivially syntactically multilinear. When C = C 1 +C 2 , by induction hypothesis, C 1 and C 2 are syntactically multilinear, so C = C 1 +C 2 is also syntactically multilinear. For C = C 1 × C 2 , as Var(C 1 ) ∩ Var(C 2 ) = ∅, we have e ∩ e = ∅. So, by definition, Var(C 1 (X, e ) ∩ Var(C 2 (X, e )) = ∅. As the e i variables that appear in the product x i / ∈Var(C 1 )∪Var(C 2 )
(1 − e i ) do not appear in either C 1 (X, e ) or C 2 (X, e ), we conclude that C is syntactically multilinear. Now, we consider the size/depth of C . Each + gate of C has a corresponding + gate in C . Each × gate in C is replaced by a product of n terms in C . Hence, size(C ) ≤ O(n × size(C)). The products add a O(log n) multiplicative factor to the depth. Since the n-term product can be computed using staggering with just one additional gate per layer, we have width(C ) ≤ width(C) + 1. Moreover, if C is a formula to begin with, then so is C . Thus, all the claims in the Theorem are established.
Consequently, it follows from Raz (2009) that we have no analogue of Hammon's observation for the permanent with f ∈ sm-VNC 1 .
Corollary 6.6. The permanent and the determinant polynomials cannot be expressed as a coefficient of some monomial of a polynomial computed by a syntactically multilinear arithmetic formula of polynomial size. Following Malod (2007) , we say a complexity class sm-C is stable for coefficient functions if it satisfies the following two conditions:
Stability.
1. sm-C is closed under taking coefficients, and 2. whenever mcoef(f, e) ∈ sm-C, then f ∈ sm-C.
For a multilinear polynomial f (x, e), let Σ(E) f denote b∈{0,1} m f (x, b). We say a complexity class sm-C is closed under taking exponential sums, if whenever f (x, e) ∈ sm-C, then Σ(E)f ∈ sm-C. One can obtain the permanent as Σ(E) f , for f ∈ VNC 1 Valiant (1982 ), cf. Bürgisser (2000 . But the situation is contrary for the syntactically multilinear case, because of the following theorem.
560 Jansen et al. c c 22 (2013) The theorem is an easy consequence of the following straightforward proposition, by patching a given circuit at gates with constant multiplications of appropriate powers of two. 
Conclusion and open questions
We have studied the relationships among syntactically multilinear arithmetic circuit classes. In the syntactically multilinear world, the relationship VBWBP = VNC 1 ⊆ VsSC 0 gets reversed, i.e., sm-VBWBP = sm-VsSC 0 ⊆ sm-VNC 1 . Except the simulation from arithmetic formulas to constant width branching programs Ben-Or & Cleve (1992) , all known equivalences translate into the multilinear world.
We have sm-VsSC 0 = sm-VBWBP ⊆ sm-VNC 1 ⊆ sm-VLWBP ⊆ sm-VBP. Can any one of these containments be shown to be strict? To separate sm-VNC 1 from sm-VBP, it would be sufficient to show that the full rank polynomial of Raz & Yehudayoff (2008) can be computed by syntactically multilinear ABPs. The separation of sm-VBWBP from sm-VBP would also be interesting, though this will be slightly weaker than separating sm-VNC 1 from sm-VBP. One reason why the separation of sm-VBWBP from sm-VBP would be interesting and possible is that they are defined over the same cc 22 (2013) Syntactically multilinear arithmetic circuits 561 model, algebraic branching programs. The result of Raz (2006) , Raz & Yehudayoff (2008) can be seen as separation of constant + fan-in circuits from polynomial fan-in circuits at logarithmic depth and polynomial size. Analogously, separating sm-VBWBP from sm-VBP can be viewed as separating constant width from polynomial width in ABPs of polynomial size.
